~ruther/verilog-riscv-semestral-project

ref: 914e69e6c0df1f4e3f33718891c838e42fe535b1 verilog-riscv-semestral-project/programs/add.c -rwxr-xr-x 171 bytes
feat: store c results in memory addr 0
feat: add basic testing programs
Do not follow this link