ditigal.xyz
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
7d544e62c57a7e944d1572d147f7b271333a75aa
verilog-riscv-semestral-project
/
tests
/
official
/
env
/
p
/link.ld
-rwxr-xr-x
33 bytes
View
Log
View raw
Permalink
7d544e62
— Rutherther chore: pass in full trace file instead of program name
1 year, 6 months ago
1
2
3
4
SECTIONS { .text.init = 0x0; }
Do not follow this link