~ruther/verilog-riscv-semestral-project

ref: 7d544e62c57a7e944d1572d147f7b271333a75aa verilog-riscv-semestral-project/tests d---------
7d544e62 — Rutherther chore: pass in full trace file instead of program name 1 year, 6 months ago
..
-rwxr-xr-x
comp_list.lst
197 bytes
d---------
custom/
d---------
official/
-rwxr-xr-x
run.py
6.3 KiB
-rwxr-xr-x
test_types.py
928 bytes
Do not follow this link