~ruther/verilog-riscv-semestral-project

ref: 707b5bfcbb7652d77af7da28688aceff0a98892b verilog-riscv-semestral-project/.envrc -rwxr-xr-x 10 bytes
707b5bfc — Rutherther chore: add makefile for both verilog and c 1 year, 7 months ago 
                                                                                
1

use flake
Do not follow this link