~ruther/verilog-riscv-semestral-project (6ce1c83859b56b514f0a4536ddb388cacc77773e): / - ditigal.xyz git

~ruther/verilog-riscv-semestral-project

6ce1c838 — Rutherther chore: remove gcc generated file 1 year, 7 months ago

-rwxr-xr-x

.envrc

10 bytes

-rwxr-xr-x

.gitignore

52 bytes

-rwxr-xr-x

Makefile

1.4 KiB

-rwxr-xr-x

flake.lock

1.5 KiB

-rwxr-xr-x

flake.nix

1.1 KiB

d---------

programs/

d---------

src/

d---------

testbench/

Do not follow this link