~ruther/verilog-riscv-semestral-project

ref: 6ce1c83859b56b514f0a4536ddb388cacc77773e verilog-riscv-semestral-project/.envrc -rwxr-xr-x 10 bytes
6ce1c838 — Rutherther chore: remove gcc generated file 1 year, 7 months ago 
                                                                                
1

use flake
Do not follow this link