ditigal.xyz
git
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
5fe030988a21d47dd13af35a9b8697b2181cb6b7
verilog-riscv-semestral-project
/
programs
/start.S
-rwxr-xr-x
95 bytes
View
Log
View raw
Permalink
5fe03098
— Rutherther chore: trace memory array
1 year, 5 months ago
1
2
3
4
5
6
7
8
9
.global
_start
.text
_start:
addi
sp
,
x0
,
124
call
main
_loop:
ebreak
j
_loop
Do not follow this link