~ruther/verilog-riscv-semestral-project

ref: 02405eecab38bfa1d85e88d908b52a589ee53d30 verilog-riscv-semestral-project/src d---------
02405eec — Rutherther fix: force alu operation to addition for storing memory and pc 1 year, 7 months ago
..
-rwxr-xr-x
alu.sv
1.0 KiB
-rwxr-xr-x
control_unit.sv
2.7 KiB
-rwxr-xr-x
cpu.sv
3.0 KiB
-rwxr-xr-x
cpu_types.sv
291 bytes
-rwxr-xr-x
file_program_memory.sv
328 bytes
-rwxr-xr-x
instruction_decoder.sv
6.7 KiB
-rwxr-xr-x
program_counter.sv
383 bytes
-rwxr-xr-x
ram.sv
221 bytes
-rwxr-xr-x
register_file.sv
824 bytes
Do not follow this link