~ruther/verilog-riscv-semestral-project

ref: ee0204c8aee094b0d30256a61ba9400adb01dd5a verilog-riscv-semestral-project/programs/add.c -rwxr-xr-x 171 bytes
feat: store c results in memory addr 0
feat: add basic testing programs
Do not follow this link