~ruther/verilog-riscv-semestral-project

ref: bc02aba5f50d84e93657a0601f713d990ecb8f11 verilog-riscv-semestral-project/src/cpu.sv -rwxr-xr-x 3.0 KiB 
fix: remove duplicit instruction and pc in cpu

refactor: move memory out of cpu

The cpu will have external memory,
that will allow for better testing
capabilities, and also makes more
sense.

feat: add cpu top level entity
Do not follow this link