~ruther/verilog-riscv-semestral-project

ref: af6386a7cb0eb3b58cd754956dca300d416cbcde verilog-riscv-semestral-project/src/stages/execute.sv -rw-r--r-- 2.0 KiB 
feat: move jumping to execute stage

Merge pull request #1 from Rutherther/feat/pipeline

Implement pipeline
docs: better document the stage code, organize it better

chore: import cpu types in stages

feat: implement pipeline
Do not follow this link