~ruther/verilog-riscv-semestral-project

ref: 79c7be5c1c8ae2aea07f48d32abca650d24e8045 verilog-riscv-semestral-project/testbench/tb_cpu_program.sv -rw-r--r-- 1.9 KiB 
chore: remove unnecessary executable flags

Closes #4.

chore: clearer naming

tests: add register dump, printing

feat: add support for official tests

feat: add support for loading and saving ram from disk

feat: pass program to execute by parameter

feat: implement ebreak

Breaks the processor, can
exit the testcase

feat: make RAM word aligned, add byte_enable

Support sb, sh, lb, lh using byte enable
instead of non-word aligned reads and writes.

test: add cpu testbenches for c programs
Do not follow this link