~ruther/verilog-riscv-semestral-project

ref: 79c7be5c1c8ae2aea07f48d32abca650d24e8045 verilog-riscv-semestral-project/.gitignore -rwxr-xr-x 110 bytes
chore: add python cache to gitignore
tests: add python test environment for custom tests
chore: add generated bin, obj gitignore files
chore: ignore obj_dir, vcd outputs
chore: add gitignore
Do not follow this link