~ruther/verilog-riscv-semestral-project

ref: 51842d387ac593fdcad90d2ed22e258a1c6780ee verilog-riscv-semestral-project/programs/branches.c -rwxr-xr-x 649 bytes 
feat: store c results in memory addr 0

feat: add branches.c test
Do not follow this link