~ruther/verilog-riscv-semestral-project

ref: 181e94c4c368df49b63ee435f623436482f2f6a2 verilog-riscv-semestral-project/Makefile -rwxr-xr-x 1.4 KiB 
chore: add makefile for both verilog and c
Do not follow this link