ditigal.xyz
Log in
—
Register
~ruther
/
vhdl-spi-2
summary
tree
log
refs
ref:
abfea28a8a2555ec22557089a359b3f2b6fd5f23
vhdl-spi-2
/
stm_spi_funduino
/src
d---------
Tree
Log
Permalink
abfea28a
— Rutherther fix: clock polarity on csn falling and rising. Proper wait after csn falling and before csn rising
5 months ago
..
-rw-r--r--
delay.c
196 bytes
-rw-r--r--
display.c
3.9 KiB
-rw-r--r--
exti.c
1.8 KiB
-rw-r--r--
main.c
6.9 KiB
-rw-r--r--
pin.c
2.1 KiB
-rw-r--r--
spi.c
3.1 KiB
-rw-r--r--
syscalls.c
1.5 KiB
-rw-r--r--
timer.c
1.8 KiB
-rw-r--r--
uart.c
2.5 KiB
Do not follow this link