fix: sck generation Sampling and changing was offset by one clock, which is unnecesary. The clock wasn't correct frequency, ie. divisor 2 led to division by 3
feat: implement initial hdl_spi