~ruther/verilog-riscv-semestral-project

ref: f73ce77d4cbe9181f58b2e1c68b6525b9b67dd68 verilog-riscv-semestral-project/.envrc -rwxr-xr-x 10 bytes
f73ce77d — Rutherther fix: alu arithmetical shift 1 year, 7 months ago 
                                                                                
1

use flake
Do not follow this link