~ruther/verilog-riscv-semestral-project

ref: ca9604e2c8a9c44ccba5223ef095d84cd618bbe1 verilog-riscv-semestral-project/programs/start.S -rwxr-xr-x 84 bytes
ca9604e2 — Rutherther fix: offset ram by bytes, not bits 1 year, 7 months ago 
                                                                                
1
2
3
4
5
6
7
8

.global _start

.text
_start:
    addi sp, x0, 127
    call main
_loop:
    j _loop
Do not follow this link