~ruther/verilog-riscv-semestral-project

ref: c682cc068ee41da1b00fbd51dfb79f9cd5560d0d verilog-riscv-semestral-project/src d---------
c682cc06 — Rutherther feat: implement ebreak 2 years ago
..
-rwxr-xr-x
alu.sv
1.0 KiB
-rwxr-xr-x
control_unit.sv
3.2 KiB
-rwxr-xr-x
cpu.sv
4.2 KiB
-rwxr-xr-x
cpu_types.sv
368 bytes
-rwxr-xr-x
file_program_memory.sv
328 bytes
-rwxr-xr-x
instruction_decoder.sv
7.0 KiB
-rwxr-xr-x
program_counter.sv
383 bytes
-rwxr-xr-x
ram.sv
554 bytes
-rwxr-xr-x
register_file.sv
824 bytes