~ruther/verilog-riscv-semestral-project

ref: c682cc068ee41da1b00fbd51dfb79f9cd5560d0d verilog-riscv-semestral-project/programs/start.S -rwxr-xr-x 95 bytes
c682cc06 — Rutherther feat: implement ebreak 2 years ago 
                                                                                
1
2
3
4
5
6
7
8
9

.global _start

.text
_start:
    addi sp, x0, 124
    call main
_loop:
    ebreak
    j _loop