~ruther/verilog-riscv-semestral-project

ref: aeab403896e168bc0c44a65883d46bb96689b7fb verilog-riscv-semestral-project/programs/tests.c -rwxr-xr-x 132 bytes
aeab4038 — Rutherther feat: add forwarding signal for better debugging 2 years ago 
                                                                                
1
2
3
4
5
6
7

void main()
{
	signed char a = -10;
	signed char b = a << 1;
	unsigned char c = ((unsigned char)b) >> 1;
	signed char d = b >> 1;
}