~ruther/verilog-riscv-semestral-project

ref: 914e69e6c0df1f4e3f33718891c838e42fe535b1 verilog-riscv-semestral-project/programs/memory_bytes.c -rwxr-xr-x 501 bytes
914e69e6 — Rutherther refactor: save pc + 4 in stages 1 year, 3 months ago
                                                                                
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
int main()
{
    char *load_address = 0;
    int *result_address = 0;

    char a = *load_address;
    char b = *(load_address + 1);
    char c = *(load_address + 2);
    char d = *(load_address + 3);

    *(result_address + 3) = a;
    *(result_address + 2) = b;
    *(result_address + 1) = c;
    *(result_address + 0) = d;

    char* result_bytes = (char*)(result_address + 4);

    *(result_bytes + 0) = a;
    *(result_bytes + 1) = b;
    *(result_bytes + 2) = c;
    *(result_bytes + 3) = d;
}
Do not follow this link