~ruther/verilog-riscv-semestral-project

ref: 8adc02d7500da4fde40fb0b52d3078ab419e4e8f verilog-riscv-semestral-project/.envrc -rwxr-xr-x 10 bytes
8adc02d7 — Rutherther feat: add basic ram, alu, and register file 1 year, 7 months ago 
                                                                                
1

use flake
Do not follow this link