~ruther/verilog-riscv-semestral-project (7d544e62c57a7e944d1572d147f7b271333a75aa): programs/ - ditigal.xyz git

~ruther/verilog-riscv-semestral-project

7d544e62 — Rutherther chore: pass in full trace file instead of program name 2 years ago

..

-rwxr-xr-x

add.c

171 bytes

-rwxr-xr-x

branches.c

649 bytes

-rwxr-xr-x

gcd.c

790 bytes

-rwxr-xr-x

link.ld

291 bytes

-rwxr-xr-x

start.S

94 bytes

-rwxr-xr-x

tests.c

132 bytes