ditigal.xyz
git
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
740085c87e5cdab5e4d96e696df87f4a30e6f09f
verilog-riscv-semestral-project
/.envrc
-rwxr-xr-x
10 bytes
View
Log
View raw
Permalink
740085c8
— Rutherther fix: lui, force rs1 zero, always add
1 year, 5 months ago
1
use flake
Do not follow this link