~ruther/verilog-riscv-semestral-project

ref: 6ce1c83859b56b514f0a4536ddb388cacc77773e verilog-riscv-semestral-project/programs/add.c -rwxr-xr-x 116 bytes
6ce1c838 — Rutherther chore: remove gcc generated file 1 year, 7 months ago
                                                                                
1
2
3
4
5
6
7
8
9
10
11
int add(int a, int b)
{
    return a + b;
}

void main()
{
    int a = 20;
    int b = 30;
    int c = add(a, b);
}
Do not follow this link