~ruther/verilog-riscv-semestral-project

ref: 65ab00a497a54acf67cb53a211299977d5bc378e verilog-riscv-semestral-project/.envrc -rwxr-xr-x 10 bytes
65ab00a4 — Rutherther chore: ignore obj_dir, vcd outputs 1 year, 7 months ago 
                                                                                
1

use flake
Do not follow this link