~ruther/verilog-riscv-semestral-project

ref: 37437a002b69c937712b58ce3782f510248fcdcc verilog-riscv-semestral-project/.gitignore -rwxr-xr-x 90 bytes
37437a00 — Rutherther chore: remove first unused register 2 years ago 
                                                                                
1
2
3
4
5
6
7
8
9
10
11
12
13
14

.DS_Store
.idea
*.log
tmp/

.direnv/
obj_dir/
*.vcd

waves/
programs/bin/
*.o
*.bin
*.dat