~ruther/verilog-riscv-semestral-project (2929a779a9d6e451c15f91ac7124f4081e2a04b4): / - ditigal.xyz git

~ruther/verilog-riscv-semestral-project

2929a779 — Rutherther test: add basic testbenches 1 year, 7 months ago

-rwxr-xr-x

.envrc

10 bytes

-rwxr-xr-x

.gitignore

52 bytes

-rwxr-xr-x

flake.lock

1.5 KiB

-rwxr-xr-x

flake.nix

1.1 KiB

d---------

src/

d---------

testbench/

Do not follow this link