ditigal.xyz
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
280332ea3bcdd58544d3b1606eedd54fda0f1611
verilog-riscv-semestral-project
/
tests
/custom
d---------
Tree
Log
Permalink
280332ea
— Rutherther fix: make Makefile work with memory load, write files
2 years ago
..
-rwxr-xr-x
custom_tests.py
1.9 KiB