~ruther/verilog-riscv-semestral-project (1d7c9233527974f1bfd8db7e0027d5871911b997): tests/ - ditigal.xyz git

~ruther/verilog-riscv-semestral-project

1d7c9233 — Rutherther chore: add python cache to gitignore 1 year, 11 months ago

..

-rwxr-xr-x

comp_list.lst

197 bytes

d---------

custom/

d---------

official/

-rwxr-xr-x

run.py

4.7 KiB

-rwxr-xr-x

test_types.py

889 bytes