~ruther/verilog-riscv-semestral-project

ref: 181e94c4c368df49b63ee435f623436482f2f6a2 verilog-riscv-semestral-project/.gitignore -rwxr-xr-x 52 bytes
181e94c4 — Rutherther chore: add risc toolchain to flake 2 years ago
                                                                                
1
2
3
4
5
6
7
8
.DS_Store
.idea
*.log
tmp/

.direnv/
obj_dir/
*.vcd