ditigal.xyz
git
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
02405eecab38bfa1d85e88d908b52a589ee53d30
verilog-riscv-semestral-project
/.envrc
-rwxr-xr-x
10 bytes
View
Log
View raw
Permalink
02405eec
— Rutherther fix: force alu operation to addition for storing memory and pc
1 year, 5 months ago
1
use flake
Do not follow this link