~ruther/verilog-riscv-semestral-project

ref: feat/pipeline verilog-riscv-semestral-project/tests/official/env d---------
tests: add register dump, printing
feat: add support for official tests
Do not follow this link