~ruther/verilog-riscv-semestral-project

ref: feat/pipeline verilog-riscv-semestral-project/tests/official/env d---------
308a1462 — Rutherther 2 years ago 
tests: add register dump, printing
51842d38 — Rutherther 2 years ago 
feat: add support for official tests