~ruther/verilog-riscv-semestral-project

ref: 308a146292087449ecb82e4b7935f789ab21c64b verilog-riscv-semestral-project/tests/official/env d---------
tests: add register dump, printing
feat: add support for official tests
Do not follow this link