ditigal.xyz
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
RSS
ref:
feat/pipeline
verilog-riscv-semestral-project
/
tests
/comp_list.lst
-rwxr-xr-x
345 bytes
View
Log
View raw
Permalink
a6f4c7fc
— Rutherther
1 year, 5 months ago
chore: add new files to compilation list
34b74f06
— Rutherther
1 year, 6 months ago
tests: add python test environment for custom tests
Do not follow this link