~ruther/verilog-riscv-semestral-project

ref: feat/misaligned-reads verilog-riscv-semestral-project/.gitmodules -rwxr-xr-x 137 bytes 
feat: add support for official tests