ditigal.xyz
git
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
RSS
ref:
fb02ebb264bda787ca3441964dfa1fe6e69ca6ef
verilog-riscv-semestral-project
/
tests
/custom
d---------
Tree
Log
Permalink
a079c57b
— Rutherther
1 year, 5 months ago
tests: add more custom tests
308a1462
— Rutherther
1 year, 5 months ago
tests: add register dump, printing
51842d38
— Rutherther
1 year, 5 months ago
feat: add support for official tests
Do not follow this link