~ruther/verilog-riscv-semestral-project

ref: e5d2c0c5de0541507c602b1d9a5cff2a0cc88494 verilog-riscv-semestral-project/tests/custom d--------- 
tests: add more custom tests

tests: add register dump, printing

feat: add support for official tests
Do not follow this link