~ruther/verilog-riscv-semestral-project

ref: bb32d2ddcd68d2cf131760d9c1d99f9107c912f8 verilog-riscv-semestral-project/testbench/tb_control_unit.sv -rwxr-xr-x 3.2 KiB
chore: add makefile for both verilog and c
feat: implement sb, sh, lb, lh support via masking
test: add basic testbenches
Do not follow this link