~ruther/verilog-riscv-semestral-project

ref: b89bec430c94042ce0fce7527aad91a42af9f00b verilog-riscv-semestral-project/tests/custom d---------
tests: add more custom tests
tests: add register dump, printing
feat: add support for official tests
Do not follow this link