~ruther/verilog-riscv-semestral-project

ref: b0f8702877121832dfdee7d921af417237673284 verilog-riscv-semestral-project/tests/custom d--------- 
tests: add more custom tests

tests: add register dump, printing

feat: add support for official tests