~ruther/verilog-riscv-semestral-project

ref: af6386a7cb0eb3b58cd754956dca300d416cbcde verilog-riscv-semestral-project/tests/custom d---------
tests: add more custom tests
tests: add register dump, printing
feat: add support for official tests
Do not follow this link