~ruther/verilog-riscv-semestral-project

ref: a079c57bf9f1ab9cca6147599107bdd01e034121 verilog-riscv-semestral-project/tests/custom/custom_tests.py -rwxr-xr-x 1.9 KiB 
tests: add more custom tests

tests: add register dump, printing

feat: add support for official tests
Do not follow this link