~ruther/verilog-riscv-semestral-project

ref: 914e69e6c0df1f4e3f33718891c838e42fe535b1 verilog-riscv-semestral-project/tests/custom d---------
tests: add more custom tests
tests: add register dump, printing
feat: add support for official tests
Do not follow this link