~ruther/verilog-riscv-semestral-project

ref: 914e69e6c0df1f4e3f33718891c838e42fe535b1 verilog-riscv-semestral-project/programs/operations.c -rwxr-xr-x 345 bytes 
tests: add more custom tests
Do not follow this link