~ruther/verilog-riscv-semestral-project

ref: 89e944c05b3c054fee5be670cd1b00e0e487819b verilog-riscv-semestral-project/tests/custom d--------- 
tests: add more custom tests

tests: add register dump, printing

feat: add support for official tests