~ruther/verilog-riscv-semestral-project

ref: 79c7be5c1c8ae2aea07f48d32abca650d24e8045 verilog-riscv-semestral-project/programs/link.ld -rw-r--r-- 350 bytes
chore: remove unnecessary executable flags

Closes #4.
fix: linker file issues, naming of linked file
feat: add basic testing programs
Do not follow this link