~ruther/verilog-riscv-semestral-project

ref: 73cf8a16605792f3455e04745c5e0007e1f08be5 verilog-riscv-semestral-project/tests/test_types.py -rwxr-xr-x 928 bytes
tests: add register dump, printing
feat: add support for official tests
Do not follow this link